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Abstract
The Residue Number System (RNS) is a representation system which provides fast and parallel arithmetic. It has a wide
application in digital signal processing and provides enhanced fault tolerance capabilities. In this work, we consider the 3-moduli
set {2n , 22n − 1, 22n + 1} and propose its residue to binary converter using the Chinese Remainder Theorem. We present its simple
hardware implementation that is mainly composed of one Carry Save Adder (CSA), a 4n bit modulo 24n−1 adder, and a few gates.
We compare the performance and area utilization of our reverse converter to the reverse converters of the moduli sets {2n − 1, 2n ,
2n + 1, 22n + 1} and {2n − 1, 2n , 2n + 1, 2n − 2(n+1)/2 + 1, 2n + 2(n+1)/2 + 1} that have the same dynamic range and we
demonstrate that our reverse converter is better in terms of performance and area utilization.
c© 2007 Elsevier Ltd. All rights reserved.
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1. Introduction
The Residue Number System (RNS) with its carry-free operations, parallelism and enhanced fault tolerance
properties has been used in computer arithmetic since the 1950s [1]. These properties have made it very useful in
some applications including digital signal processing, fault tolerant systems, etc. [2–5]. Different moduli sets have
been presented for the RNS that have different properties with regards to the reverse conversion (Residue to Binary
or R/B), Dynamic Range (DR) and arithmetic operations. The moduli of the forms 2n , 2n − 1, and 2n + 1 are very
popular according to their easy arithmetic operations. The most famous moduli set is {2n − 1, 2n , 2n + 1}. Several
methods have been proposed for its reverse conversion, e.g., [6,7], whereas the best method is outlined in [8]. On the
other hand, there are some other moduli sets that have more moduli in comparison with this moduli set. They include
the moduli sets {2n − 1, 2n , 2n + 1, 2n+1− 1} [9] and {2n − 1, 2n , 2n + 1, 2n+1+ 1} [10] that have the dynamic ranges
of 4n and 4n + 1 bits, respectively. In [11], the moduli set {2n − 1, 2n , 2n + 1, 22n + 1} is proposed with the dynamic
range of 2n × (24n − 1). It is shown that the reverse converter of this moduli set has superior area/time complexity
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in comparison with the reverse converters of [9,10]. In [12], the moduli set {2n , 2n − 1, 2n + 1, 2n − 2(n+1)/2 + 1,
2n+2(n+1)/2+1} is studied. It has the same dynamic range of 2n× (24n−1) and a new reverse converter is proposed
that is more efficient than the previous converters including [13,14]. In this paper, we introduce the moduli set {2n ,
22n − 1, 22n + 1} that has the same dynamic range as [11,12], but the reverse conversion can be carried out faster and
it requires lower hardware area in comparison with [11,12].
The rest of the paper is organized as follows. In Section 2, we provide a short background for the RNS and also
introduce the moduli set {2n , 22n − 1, 22n + 1}. In Section 3, we present two lemmas and consider the reverse
conversion scheme for the proposed moduli set using the presented lemmas and the Chinese Remainder Theorem
(CRT). In Section 4, we present the hardware implementation of the reverse converter and in Section 5, we evaluate
this converter and compare the results to similar works. Finally, we present our conclusions in Section 6.
2. Background
The RNS is defined by the set S which includes N integers that are pair-wise relatively prime. That is
S = {m1,m2, . . . ,mN },
where gcd (mi ,m j ) = 1 for i , j = 1, . . . , N and i 6= j and gcd means the greatest common divisor.
Every integer X in [0,M − 1] can be uniquely represented with an N -tuple where,
M =
N∏
i=1
mi , X → (R1, R2, . . . , RN ),
and
Ri = |X |mi = (X mod mi ); for i = 1 to N .
The set S and the number Ri are called the moduli set and the residue of X modulo mi , respectively. Some
arithmetic operations can be carried out independently in each modulo, that is
(x1, x2, . . . , xN ) • (y1, y2, . . . , yN ) = (|x1 • y1|m1 , |x2 • y2|m2 , . . . , |xN • yN |mN ),
where • denotes one of the arithmetic operations of addition, subtraction, and multiplication.
Now, we propose the new moduli set {2n , 22n − 1, 22n + 1}. First, we show that this set meets the requirements of
an RNS moduli set.
Theorem 1. The set {2n, 22n − 1, 22n + 1} is a moduli set for the RNS.
Proof. We need to show that the moduli are pair-wise relatively prime for any natural number n. It is clear that the
first modulo is relatively prime to the other moduli, therefore we only need to show that the second and the third
moduli are relatively prime. We assume that gcd(22n − 1, 22n + 1) = d. So, d counts (22n − 1) and (22n + 1), or in
the mathematical notation we have
d|(22n − 1) and d|(22n + 1),
therefore, d|(22n + 1− (22n − 1)) or d|2. So, d = 1 or d = 2. But, we know that d 6= 2 because 22n − 1 and 22n + 1
are odd numbers, so gcd(22n − 1, 22n + 1) = d = 1. 
Therefore, our proposed moduli set can be used in the RNS, and we can now consider its reverse converter.
3. Reverse converter
In this section, we present the reverse converter of the moduli set {2n , 22n − 1, 22n + 1} but first, we provide two
lemmas which are based on the properties that have been used in obtaining the reverse converters in [2,11,8].
Lemma 1. The residue of a negative residue number (−v) in modulo (2n − 1) is the one’s complement of v, where
0 ≤ v < 2n − 1.
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Lemma 2. The multiplication of a residue number v by 2P in modulo (2n − 1) is carried out by P bit circular left
shift, where P is a natural number [2].
Now, to calculate the number X from its residues, we can apply the CRT. The CRT is formulated as
X =
∣∣∣∣∣ N∑
i=1
mˆi
∣∣∣mˆ−1i × Ri ∣∣∣mi
∣∣∣∣∣
M
, (1)
where
M =
N∏
i=1
mi ; mˆi = Mmi ;
∣∣∣mˆ−1i × mˆi ∣∣∣mi = 1,
and Ri = |X |mi .
Assuming m1 = 2n , m2 = 22n − 1, and m3 = 22n + 1, we have
mˆ1 = (24n − 1); mˆ2 = 2n(22n + 1); mˆ3 = 2n(22n − 1). (2)
Theorem 2. For the proposed moduli set, we have
∣∣∣mˆ−11 ∣∣∣m1 = |−1|m1 , (3)∣∣∣mˆ−12 ∣∣∣m2 =
∣∣∣2n−1∣∣∣
m2
, (4)∣∣∣mˆ−13 ∣∣∣m3 =
∣∣∣2n−1∣∣∣
m3
. (5)
Proof. For (3) we have∣∣∣−1× (24n − 1)∣∣∣
2n
=
∣∣∣−24n + 1∣∣∣
2n
= 1.
For (4) we have∣∣∣2n−1 × 2n(22n + 1)∣∣∣
(22n−1) =
∣∣∣2n−1 × 2n(22n − 1)+ 2n−1 × 2× 2n∣∣∣
(22n−1) =
∣∣∣22n∣∣∣
(22n−1) = 1
and for (5) we write∣∣∣2n−1 × 2n(22n − 1)∣∣∣
(22n+1) =
∣∣∣2n−1 × 2n(22n + 1)− 2n−1 × 2× 2n∣∣∣
(22n+1) =
∣∣∣−22n∣∣∣
22n+1 = 1. 
Eq. (1) can be rewritten as
X =
∣∣∣∣∣ N∑
i=1
mˆi
∣∣∣mˆ−1i × Ri ∣∣∣mi
∣∣∣∣∣
M
=
N∑
i=1
mˆi
∣∣∣mˆ−1i ∣∣∣mi × Ri − M × K , (6)
where K is an integer number and depends on the value of X . By replacing (2)–(5) in (6) we have
X =
 (24n − 1)× (−1)× R1+2n × (22n + 1)× 2n−1 × R2+
2n × (22n − 1)× 2n−1 × R3
− M × K , (7)
and,
M = 2n × (24n − 1).
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By dividing both sides of (7) by 2n we have
X
2n
=
(
(−23n + 2−n)× R1 + (22n + 1)× 2n−1 × R2 + (22n − 1)× 2n−1 × R3
)
− (24n − 1)× K ,
and calculating the floor values in modulo (24n − 1) results in⌊
X
2n
⌋
=
∣∣∣∣∣∣∣−23n × R1∣∣∣(24n−1) + ∣∣∣(22n + 1)× 2n−1 × R2∣∣∣(24n−1) + ∣∣∣(22n − 1)× 2n−1 × R3∣∣∣(24n−1)
∣∣∣∣
(24n−1)
. (8)
In this case, the number X can be computed by the following
X =
⌊
X
2n
⌋
× 2n + R1. (9)
Eq. (8) can be written as
⌊
X
2n
⌋
=
∣∣∣∣∣∣∣∣∣∣
∣∣∣−23n × R1∣∣∣
(24n−1)+∣∣∣(23n−1 + 2n−1)× R2∣∣∣
(24n−1)
+
∣∣∣(23n−1 − 2n−1)× R3∣∣∣
(24n−1)
∣∣∣∣∣∣∣∣∣∣
(24n−1)
, (10)
or ⌊
X
2n
⌋
= |S1 + S2 + S3|(24n−1) , (11)
where
S1 =
∣∣∣−23n × R1∣∣∣
(24n−1) , (12)
S2 =
∣∣∣(23n−1 + 2n−1)× R2∣∣∣
(24n−1)
, (13)
S3 =
∣∣∣(23n−1 − 2n−1)× R3∣∣∣
(24n−1)
. (14)
Let us denote the j th bit of Ri by ri, j . Now, we consider (12)–(14) and simplify them for efficient hardware
implementation.
Evaluation of S1: The residue R1 can be represented in 4n bits as follows
R1 =
3n Bits︷ ︸︸ ︷
00 · · · 00 r1,(n−1) · · · r1,1r1,0. (15)
By applying Lemma 2 in modulo (24n − 1) and using (15) we have
∣∣∣23n × R1∣∣∣
(24n−1) = r1,(n−1)r1,(n−2) · · · r1,1r1,0
3n Bits︷ ︸︸ ︷
00 · · · 00, (16)
and finally, by applying Lemma 1 we get
S1 =
∣∣∣−23n × R∣∣∣
(24n−1) = r¯1,(n−1) · · · r¯1,1r¯1,0
3n Bits︷ ︸︸ ︷
11 · · · 11, (17)
where r¯ means the complement of r .
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Evaluation of S2:
The residue R2 can be represented in 4n bits as follows
R2 =
2n Bits︷ ︸︸ ︷
00 · · · 00 r2,2n−1 · · · r2,1r2,0. (18)
We evaluate the two parts of S2 separately using Lemma 2.
∣∣∣23n−1 × R2∣∣∣
(24n−1) = r2,n · · · r2,1r2,0︸ ︷︷ ︸
n+1 Bits
2n Bits︷ ︸︸ ︷
00 · · · 00 r2,(2n−1) · · · r2,(n+1)︸ ︷︷ ︸
n−1 Bits
, (19)
∣∣∣2n−1 × R2∣∣∣
(24n−1) = 00 · · · 00︸ ︷︷ ︸
n+1 Bits
2n Bits︷ ︸︸ ︷
r2,(2n−1) · · · r2,1r2,0 00 · · · 00︸ ︷︷ ︸
n−1 Bits
. (20)
By adding (19) and (20), we have the final value of S2 as
S2 =
∣∣∣23n−1 × R2 + 2n−1 × R2∣∣∣
(24n−1) = r2,n · · · r2,1r2,0︸ ︷︷ ︸
n+1 Bits
2n Bits︷ ︸︸ ︷
r2,(2n−1) · · · r2,1r2,0 r2,(2n−1) · · · r2,(n+1)︸ ︷︷ ︸
n−1 Bits
, (21)
which is a 4n bit residue number.
Evaluation of S3:
The residue R3 can be represented in 4n bits as follows
R3 =
2n−1Bits︷ ︸︸ ︷
00 · · · · · · 00 r3,2n · · · · · · r3,1r3,0. (22)
For the two parts of S3 we use Lemma 2 and we write
∣∣∣23n−1 × R3∣∣∣
(24n−1) = r3,n · · · r3,1r3,0︸ ︷︷ ︸
n+1 Bits
2n−1 Bits︷ ︸︸ ︷
0 · · · 0 r3,2n · · · r3,(n+1)︸ ︷︷ ︸
n Bits
, (23)
∣∣∣2n−1 × R3∣∣∣
(24n−1) = 00 · · · 00︸ ︷︷ ︸
n Bits
2n+1 Bits︷ ︸︸ ︷
r3,(2n) · · · r3,1r3,0 00 · · · 00︸ ︷︷ ︸
n−1 Bits
. (24)
For (24) we apply Lemma 1 and we have
∣∣∣−2n−1 × R3∣∣∣
(24n−1) = 11 · · · 11︸ ︷︷ ︸
n Bits
2n+1 Bits︷ ︸︸ ︷
r¯3,(2n) · · · r¯3,1r¯3,0 11 · · · 11︸ ︷︷ ︸
n−1 Bits
, (25)
therefore,
S3,1 = r3,nr3,(n−1) · · · r3,1r3,0︸ ︷︷ ︸
n+1 Bits
2n−1 Bits︷ ︸︸ ︷
00 · · · 00 r3,2nr3,(2n−1) · · · r3,(n+1)︸ ︷︷ ︸
n Bits
, (26)
S3,2 = 11 · · · · · · 11︸ ︷︷ ︸
n Bits
2n+1 Bits︷ ︸︸ ︷
r¯3,(2n)r¯3,(2n−1) · · · · · · r¯3,1r¯3,0 11 · · · · · · 11︸ ︷︷ ︸
n−1 Bits
(27)
so, S3 includes two 4n bit numbers that are S3,1 and S3,2.
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Fig. 1. Hardware architecture of the proposed reverse converter.
Nevertheless, by considering (17) and (27) it is clear that the 3n rightmost bits of S1 and also the n leftmost bits of
S3,2 are ones. So, we replace the 3n rightmost bits of S1 with the same bits of S3,2. Based on this manipulation, the
new numbers are shown in (28) and (29).
S′1 = r¯1,(n−1) · · · r¯1,0
2n+1Bits︷ ︸︸ ︷
r¯3,2n · · · r¯3,0 11 · · · 11︸ ︷︷ ︸
n−1Bits
(28)
S3,2 = 11 · · · 11︸ ︷︷ ︸
n Bits
3n Bits︷ ︸︸ ︷
11 · · · 11 . (29)
Consequently, now S3,2 contains 4n ones and we know that it is equivalent to zero in modulo (24n − 1). Now, we have
3 numbers and therefore, the required 2-level Carry Save Adder (CSA) can be replaced by a single CSA.
4. Hardware implementation
In the previous section, we have shown that it is possible to reduce the number of the 4n bit operands to three. Now
to implement the reverse converter, three 4n bit numbers should be summed up in modulo (24n − 1). Fig. 1 shows the
hardware architecture of the reverse converter. The Operand Preparation (OP) component includes some wires and
inverters and prepares the operands for the Multi Operand Modular Adder (MOMA). The CSA tree includes only one
4n bit CSA with End-Around Carry (EAC) [6]. The last component in MOMA is a Modular Adder (MA) and can be
implemented using the methods of [6,7], or [15]. The output of this adder is equivalent to
⌊ X
2n
⌋
, which contains the 4n
most significant bits of X . Consequently, X can be computed by using (9), where R1 contains the n least significant
bits of X .
5. Evaluation and comparison
Moduli sets of [11,12] provide the same dynamic range as our moduli set. So, in this section we compare two
properties of our moduli set to those of [11,12]; (1) Time and area complexities of the reverse conversion, and (2)
Time complexity of the arithmetic operations in their moduli. Now, we compute the hardware utilization of our
reverse converter in terms of adders and basic gates. As outlined in the previous section, we should sum up three 4n
bit numbers, i.e., S′1, S2 and S3,1. For this purpose, one CSA which includes 4n Full Adders (FAs) is sufficient. But by
considering the operands, it is clear that some of these FAs could be simplified further. For the (n − 1) rightmost bits,
we need (n−1) pairs of XNOR/OR gates instead of (n−1) FAs, since one of the inputs of each FA is 1. Similarly, for
the middle (2n − 1) bits, we replace the (2n − 1) FAs with (2n − 1) pairs of XOR/AND gates, since one of the inputs
of each FA is 0. For the rest of the bits, we use (n + 2) FAs. Besides this MOMA, the operand preparation includes
some wires and inverters. Ignoring the wires, it includes (3n + 1) inverters. The total amount of the used hardware is
shown in Table 1.
It is clear from Table 1 that our proposed reverse converter requires very low hardware area in comparison with
the reverse converter of [11] and also our reverse converter is superior to the reverse converter of [12] which is the
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Table 1
Hardware utilization of the reverse converters
R/B converter Our work [11] [12]
DR 2n × (24n − 1) 2n × (24n − 1) 2n × (24n − 1)
Inverters (OP) 3n + 1 5n + 3 4n
FAs n + 2 7n + 6 15n
XOR/AND Pairs 2n − 1 2n − 1 ≈7n
XNOR/OR Pairs n − 1 4n ≈2n
Other – 2n − 3 inverter –
MUX – – One 4× 1
MA Modulo (24n − 1) adder Modulo (24n − 1) adder Modulo (24n − 1) adder
Table 2
Delays of the reverse converters
R/B Delay Unit gate delay
[11] TMA(4n) + tNOT + 3tFA 2
⌈
log2(n)
⌉+ 7+ 7
[12] TMA(4n) + tNOT + 4tFA 2
⌈
log2(n)
⌉+ 7+ 9
This work TMA(4n) + tNOT + tFA 2
⌈
log2(n)
⌉+ 7+ 3
Table 3
Delay of addition in two moduli
Modulo (2n + 2(n+1)/2 + 1) (22n + 1)
Delay ≈4× log2(n)+ 7 2× log2(2n)+ 6 = 2× log2(n)+ 8
most efficient converter for the moduli set {2n , 2n − 1, 2n + 1, 2n − 2(n+1)/2 + 1, 2n + 2(n+1)/2 + 1}. In [12], one
4 × 1 multiplexer is required for generating one of the 4n bit operands of the CSA tree. So, this operand can have
four possible values and they would only contain fixed ones and zeros. To consider its associated CSA, we have
assumed that the number of ones is approximately equal to the number of zeros and this assumption does not affect
the comparison.
The total delay of our reverse converter is the sum of the delays of three components: the operand preparation,
CSA and MA. The delay of operand preparation is equal to the delay of a NOT gate. For the CSA, the delay is the
delay of an FA. For the MA, different methods can be applied that have different delays, e.g., [6,7,15]. In this paper,
we consider the implementation of [15]. Adopting the unit gate delay [8,16,15], we assume tinv = tand = 1, tmux = 2,
tFA = 2, txor = 2 and using the method of [15], tMA(n) = 2 log2(n) + 3. Table 2 shows the delays of the reverse
converters. It can be concluded from Table 2 that we have eliminated the delay of two FAs in comparison with [11],
and the delay of three FAs in comparison with [12]. In addition to this delay improvement, we have utilized much
lower hardware than [11,12].
So far, we have shown that our converter has better area and time complexities than those of [11,12], but we have
left one question unanswered. For an equal dynamic range, is a 4 or 5-moduli set always faster than a 3-moduli set? It
is the magnitude of the largest modulo that dictates the speed of arithmetic operations; however, speed and cost also
depend on the moduli chosen [1]. Consequently, for the moduli set of [11], modulo 22n + 1 determines the overall
speed of the RNS. The same is true for our proposed moduli set. Therefore, our moduli set and the moduli set of [11]
are both restricted to the time performance of the modulo 22n+1 channel. The moduli set of [12] includes two moduli
of (2n − 2(n+1)/2 + 1) and (2n + 2(n+1)/2 + 1). Here, we compute the delay of addition in modulo (2n + 2(n+1)/2 + 1)
by using the method of [17] and we compare it to the delay of addition in modulo (22n + 1) that is computed by using
the method of [16]. The results are shown in Table 3.
Table 3 shows that addition in modulo (22n + 1) is much faster than addition in modulo (2n + 2(n+1)/2+ 1). So, we
can conclude that although [12] has five moduli, it is not faster than our proposed moduli set. Therefore, our moduli
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Table 4
Comparison of reverse conversion of two 3-moduli sets
DR n m Aours A[8] Extra area % tours t[8] Speed -up %
8-bit 2 3 151 136 11.02 12 14 14.2
16-bit 4 6 341 298 14.42 14 16 12.5
32-bit 7 11 674 604 11.58 16 18 11.1
64-bit 13 22 1400 1330 5.26 18 20 10
set outperforms both moduli sets of [11,12]. One of the drawbacks of our proposed moduli set and the moduli sets
of [11,12] is that the channels have very different delays in comparison to the moduli set {2n − 1, 2n , 2n + 1} which
has more balanced channels. Also, we like to note that the moduli set {2n − 1, 2n , 2n + 1, 22n + 1} requires a modulo
2n − 1 multiplier as well as a modulo 2n + 1 multiplier. This results in less hardware than our proposed moduli set
which needs a modulo 22n + 1 multiplier.
The moduli set {2m−1, 2m , 2m+1} can be used to offer higher dynamic range. We use the reverse converter chosen
in a way that provides similar dynamic ranges. So, m can be the floor or ceiling value of 5n/3 based on rounding to
the nearest integer. By using the unit gate delay, the reverse converters of [8] have the following time complexity{
2
⌈
log2(n)
⌉+ 7+ 5; if log2(2n) = log2(m) ; Case(1)
2
⌈
log2(n)
⌉+ 5+ 5; if log2(2n) = log2(m)+ 1; Case(2).
Assuming n belongs to [1, 50], in Case (1), which covers 73% of the dynamic ranges, our reverse converter is faster
than the reverse converter of [8] but utilizes more hardware. It is worthwhile to mention that this case includes some
dynamic ranges like the 8 bit, 16 bit, 32 bit and 64 bit dynamic ranges. For 26% of the dynamic ranges (Case (2)), our
reverse converter and the reverse converter of [8] have the same delay but [8] requires less hardware area. The results
of this comparison are shown in Table 4 in terms of the unit gate model.
6. Conclusion
In this paper, we have proposed the moduli set {2n , 22n − 1, 22n + 1} and its reverse converter. This moduli set
provides the dynamic range of 2n × (24n − 1) and the implementation results have shown that its reverse converter
has better area and time complexities in comparison with two high dynamic range moduli sets with the same dynamic
ranges. Also, we have shown that for some of the similar dynamic ranges, our reverse converter is faster than the
reverse converter of {2n − 1, 2n , 2n + 1}, but the reverse converter of {2n − 1, 2n , 2n + 1} has lower area complexity
and provides balanced channels.
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